

FIG 4




FIG 5




FIG 6





FIG 7






Fig. 2.




FIG 8




FIG 9




FIG 10




FIG 11




FIG. 12




Fig. 13





Fig. 14

Fig. 15

3/25/00

Fig. 16



1602
+ CONTACT PAD
- CONTACT PAD

1602

1601

- CONTACT PAD

Fig. 17

BOTTOM METAL CONTACT MAY BE USED TO TIE TOGETHER ENTIRE ARRAY

5/3/00

Fig. 18




Fig. 19




Fig. 20




Fig. 22






Fig. 26

DEVICE QUANTUM EFFICIENCY




Fig. 27




Fig. 28





Fig. 29



3006

3005

3003 300f2

3001

n/p

3006

3005

mc (high cond.)

mc or α -Si:Ge (high absorpt.)

mc or polyC (high cond.)


~ BOTTOM METAL

3001

SUBSTRATE

3002

Fig. 30






Fig 33

106

Fig 34





Fig 35



NOTE: ALTERNATIVE CONFIGURATION
HAS 3 TOP CONTACTS (NO COMMON);
MAY BE PREFERABLE FOR HIGH-SPD.
SWITCHING
(PERHAPS EVEN FORM HOLE THROUGH
PIN SUBSTRATE & BOND LAYER TO
VSEL TOP CONTACT).




Fig. 36




Fig. 37

3/28/00




Fig. 38

.. SUCH A PACKAGE WOULD ALLOW LOW-COST, DIRECT COUPLING IN A FIBER CONNECTOR (VCSEL APERTURE $< 25 \mu\text{m}$ AND MULTIMODE FIBER CORE $\approx 50-62.5 \mu\text{m}$; VCSEL BEAM DIVERGENCE $\leq 20^\circ$, AND PIN LAYER IS THIN).





Fig 39

3/28/00

Fig. 40



WAVEGUIDE SURFACE MAY BE USED AS ELECTRICAL INTERCONNECT LAYER (w/ APPROPRIATE OPTICAL PRECAUTIONS)

DIN ARRAY IS :

- (1) PATTERNED ON WAVEGD.
- (2) PATTERNED ON VCSEL CHIP
- OR (3) PATTERNED ON SEPERATE SUBSTRATE

Fig. 41




Fig. 42

